Click here for EDACafe
Search:  
Click here for IBSystems
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Audio | Forums | News | Resources |
  Check Email | Submit Material | Universities | Books | Events | Advertise | PCBCafe| Subscription | techjobscafe |  ItZnewz  |  RSS  |
SiSoft - Quantum-SI™
www.mentor.com/dft
www.mentor.com/dsm
 EDACafe EDA Portal, EDA News, EDA Jobs, EDA Presentations, EDA Newsgroups, Electronic Design Automation.
Review the article and give us your feedbackeMail Article to a friend Printer Friendly version of the Article

Tensilica Offers Free Diamond Core Software Development and Modeling Tools



Rate This Article
Excellent
Good
Average
Bad
Poor
SANTA CLARA, Calif.—(BUSINESS WIRE)—March 14, 2006— Tensilica(R), Inc. today announced immediate availability of free evaluation versions of the Diamond Standard Software Toolkit, the advanced software development and modeling environment for the Diamond Standard processor core family, which was announced on February 20, 2006. The Toolkit is available for immediate download from Tensilica's web site at www.tensilica.com.

"We're making our Diamond Toolkit available for free evaluation to prove to prospective customers how easy it is to immediately begin software profiling and code development for all six Diamond Standard processor and DSP cores," stated Steve Roddy, Tensilica's vice president of marketing. "This free download enables immediate evaluation of the Diamond Standard processors for suitability within a SOC (system-on-chip) design without a purchase commitment."

Software and firmware engineers will want to explore the Diamond processor software development tools to learn how easy it is to port application code to the Diamond core processor family, and to experience the code performance and code size advantages of the Tensilica Xtensa instruction set architecture. Powerful visualization tools enable software developers to graphically view and compare profiling results.

Hardware design teams will want to take advantage of this free evaluation to experiment with the clock-cycle accurate, pipeline-modeling instruction set simulator and the associated performance modeling visualization views within the graphical user interface that show pipeline activity, cache utilization rates, and cycles spent on bus cycle activity.

The Diamond Standard Software Toolkit evaluation version includes Xtensa(R) Xplorer(TM) -- Diamond Edition, a comprehensive graphical user interface based on the popular Eclipse software environment. This user interface should be familiar and easy to navigate by most engineers. Xtensa Xplorer has been proven and refined for several years as the main user interface for Tensilica's Xtensa configurable processor family.

The Diamond Standard Software Toolkit evaluation version also includes Tensilica's XCC Compiler, an advanced C/C++ compiler with inter-procedural analysis, advanced loop optimizations, ability to automatically vectorize code, feedback-directed compilation and profiling-based feedback compilation; a cycle-accurate instruction set simulator, a complete GNU-based tool-chain for debugging, assembling, and linking your programs, and software libraries for the six Diamond Standard controllers, CPUs and DSPs.

About Tensilica

Tensilica offers the broadest line of controller, CPU and specialty DSP processors on the market today, in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. Tensilica's low-power, benchmark proven processors have been designed into high-volume products at industry leaders in the digital consumer, networking and telecommunications markets. All Tensilica processor cores are complete with a matching software development tool environment, portfolio of system simulation models, and hardware implementation tool support. For more information on Tensilica's patented approach to the creation of application-specific building blocks for SOC design, visit www.tensilica.com.

Editors' Notes:

-- Tensilica and Xtensa are registered trademarks belonging to Tensilica Inc. All other company and product names are trademarks and/or registered trademarks of their respective owners.

-- Tensilica's announced licensees include ALPS, AMCC (JNI Corporation), Astute Networks, Atheros, ATI, Avago Technologies, Avision, Bay Microsystems, Berkeley Wireless Research Center, Broadcom, Cisco Systems, Conexant Systems, Cypress, Crimson Microsystems, ETRI, FUJIFILM Microdevices, Fujitsu Ltd., Hudson Soft, Hughes Network Systems, Ikanos Communications, LG Electronics, Marvell, MediaWorks, NEC Laboratories America, NEC Corporation, NetEffect, Neterion, Nippon Telephone and Telegraph (NTT), NVIDIA, Olympus Optical Co. Ltd., sci-worx, Seiko Epson, Solid State Systems, Sony, STMicroelectronics, Stretch, TranSwitch Corporation, u-Nav Microelectronics and Victor Company of Japan (JVC).



Contact:
Tensilica
Paula Jones, 408-327-7343
Email Contact
or
For Tensilica
Erika Powelson, 831-424-1811
Email Contact



Review ArticleBe the first to review this article
www.mentor.com/dsm
Synopsys - VCS® NTB
Trade up to fast prints, free time, and easy money with HP.


Click here for Internet Business Systems Copyright 1994 - 2006, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  TechJobsCafe  GISCafe  MCADCafe  NanoTechCafe  PCBCafe  
  Privacy Policy